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This paper presents an ale;ori thm for locatlng a fa.il-
ure in· combinational ·logic net\-Iorks, which is a problem 
of importance in the maintenance of computer systt;;ms. 
"The procedure is based on the "path sensitizing" idea for 
fault. dstection. Th~3 net\'rorks considered are non-redun-
dant, consisting of AND, OR, and NOT elements. The cJ.ass 
of faults investigated is that vJhlch cauf:-es a corui.eC trion 
to appear to be logically stuck-e.t-one or stuck-at-zero, 
and only single fe.ilures are treated. It is sl::..o1·r.r.1 tha.t 
the failure is generally located to a specific t1faul t 
group .. " 
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Dm.m time is of great importance in the operation 
of computer systems and digital equipment for economic 
-
considerations. For this reason the problem of detection 
and location of failures is v10rth investigating. Breuer 
(1)* points to the problem of the automatic generation 
of diagnos"tic tests in his survey. He considers both the 
software and hardvlare aspects of' component failure detec-· 
tion and location. Maling and .Allen (2) consider the pro-
gramming system and hardware implementation needed for 
their ar;proach to the auto:natic m.air..tenar:.ce of central pro-
cessors. 
This paper is concerned with the location of fail-
ures in combinat5_ona.l networks. .An algorithm for locating 
failures is presented. It is based on the path sensitiz-
ing idea and a method of fault detection by Armstrong (3). 
vlri tins test routlnes by vray of the logical dia;::;raw.s of 
a sy2.tern seems to be firf;t undertaken by Eldred ( 4). In 
r-ec.s:nt i'.Jc:rks ths problsTI of assigning net;;.~ork inputs log:i.c 
values to dete~t faults has been investigated. ~on-redun-
dant coreblnational circuits have been the subject. The 
class of faults considered has been that which causes a 
gate connection to be logically stuck-at-one (s-a-1) or 
stue:k-a.t- zero ( s-a-0). G'lley, Roth, and :Norbey ( 5) con-
*Kumbers in parentheses are refere~ces to the Bibliography. 
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sidered. the problem of computing the total number of tests 
which distinguish a perfect machine from a machine contain-
ing a fault. Their approach is called the method of prun-
ing. Roth (6) uses a me-thod called the ucalculus of D-· 
cubesu and the D algorithm to compute tests to detect fail-
ures. Ar!llstrons's method is a syste:na.tic procedure and 
more straightforward in its application than the ideas 
above. This paper is an extension of Armstrong's 1-'!0rk. 
The ce,se of redundant circuits 1·ms treated by Fried-
man (7). He sho\'led that detection tests derived by single-
fault analysis are not valid for redundant netHorks, since 
redundant faults are not detected. 
The clRss of faults to be considered in this paper 
i.s the s-a-1 and .S···a-0 type, VThe!"e a failure is a trans-
formation of hardlmre 1vhich changes the logical function 
realized by the hardware. The net-vrorks considered are 
combinational, consisting of AND, OR, and NOT ele~n€nts 
corjt~:..inin:z no lo.:zical redundancy. Loe;ical redundancy in-
·- ... ~ 
eludes r~::.:J.and~mt gate inputs and redundant r-:ates. 
'-' 
i.nput is red ande.n t if it can be removed wi tr.Lout al terir1s 
t l-)e. OPt' n1't f··nc-'-1 o·r1 and a gate :i.s redund&nt if it can 
-· :,.A. • ,;:.- ,,...... l...t v- .... ' __.. 
be eli'Tlin:..~tec~ 1t!~L thout changing the output function. Arm-
St ,...,...,~·.:::: ""•"'"'·v.::: <\ that all s-a-l and s-a-0 f!;J..ul ts ;.n a net ·,vork 
- -...J "-~.._. .:7 .. v - ...... 
are detectr~ble if· and only if the netimrk is irredundant. 
Only single faults '!trill be treated, which means that 
a malfunction is detected, located, and repaired before 
t t... t. o'"'CU"'"'"' .l.•,f,llttple faults may in so:.ne cases '*~e nBx one (.; ... u. ~"· 
8 
be detected and located, but not generally by the methods 
to be used. It is, also assumed that any equipment used 
in the testing procedure 1tv'ill. operate correctly and be 
capable of applying the generated. tests \vi th rel~ti ve ease. 
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CHAPTER II 
LOCATABLE F .. ::.ULTS 
A. Detection 
The technique used for the detection of failures is 
based on the path sensitizing idea and the a.l3orithm of 
Armstrong (3). This idea consists of detecting a, fault 
at the output of a network when the failure occurs along 
a net\·!Ork path from an :i.nput to tbe output. Figure 1 st:c•ds 
a pert of a network. Consider the path 1234 defined by 
OR NOT AND OR 
~1 A 1 0 
...::xo.:rr.iple of a sensitizEd. p'.tb. 
the numbers associated with each 5::-~te. 51 ts[.,t th.s:t:. 1JOUld 
detect E. s-s,-1 f.::J.ul t a,t A \'lOUld be such t~nat 'tt"bsn t~1e cj_r·· 
cuit is opsr~ting nor~nlly a 0 would appear on A. Also, 
1 's vrou1d be on all inputs to A~:D go.tes nnd 
This is required 
so that \~en A changes froo 0 to 1 if the f3ult occurred, 
it will be p~opagated to the output f where it is detect-
ed. Thl s assignoent is sho,.,rn in the fi t_~ura, and the path 
iE; s~.:dd. to be sensi tl zed. Also, the chan~es a.ro i:ndicate:l 
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for the occurrance of the fault. This test would also 
detect other faults along the path at B, C, D, and f. 
To detect a s-a-0 fault on A, a test would be applied 
where a 1 e.ppears on A, and ~ll other inputs to the gates 
along the path would remain as before. The complementary 
faults \vould be detected at B, C, D, and f also. These 
two ~ests detect all faults on the path. 
Tests usually have the property that they sensitize 
several paths simultaneously. Armstrong was concerned 
\vi th the detection proble:n and was therefore interested 
in finding these tests that sensitize a maximum number 
of paths simultaneously. His method is a procedure for 
finding a sufficient set of tests to detect all faults 
of a net\vorl\:. The procedures of this paper use the Arm-
strong type test for detec.tion. Addi tiona.l tests are found 
to aid in failure location. A test is an input co~bination 
tp the net \Jerk such ·that the output will indicate the 
presence or absence of a failure. 
B. Locatlon 
Faults ~ay be associated with a logic element as 
input, internal., or ou-tput failures. No matter 11'lhere. the 
ma1fu.ne tion occurs, it v:ill al Hays produce a failure at 
the gate output. Fault location will consist of the loca.-
tion of s-a-1 and s-a-0 faults a.t gate outputs'" Loc&.tint; 
a rr:alfunction is not usually ilcco:npl:!.:::.hed \·rit!::. o~Je test. 
The tGchnique used is illustrated in Fisure 2. Suppose 
t "\... _. f 1 ..._ -1- H v 11 t .. uere .1.S a au .... t.. B.v A, g8. e 1. This 1,-;ould be detc.;cte·i 
L.C:VEL 3 LEVEL 2 





Figure 2. Illustration of fault location .,__ 
4 
f 
by a test that sensitizes path 134. Then if a test is 
ap~lied th::::..t senEitiz.es path 34, it 1-vould indj_cs.te no 
11 
fault. Gate 1 could then be replaced. The location de-
pends on the type of fault (s-a-1 or s-a-0) a:nd the type 
of gate tho.t is involved, as \·;ill be seer~ ir1 the 11ext sec-
t1.on. It j s usually required th:;~t more than one gate be 
replacecl. 
It C0Uld be that a fault associated with a ~ate innut 
......... <II .... -
is in tt:e connection from the gate that feeds i. t ~ This 
would be detected, but can only be located after first 
tryin! to repair the f~ilure by gate replacements~ 
C. Loca t-::.ble F9..1J.l t s a~1d Gate Replace:nents 
As stated e~rlier, it is not generally possible to 
locate the ~alfu~ction to a sin~le element. However, the 
fault is usually located to a eelect group of gates so 
I 
that a repair would involve the repJ.ace~ent of a few gates 
rather tho.n the enti.re net·:1ork. This needs to be ex:pia:.ne.:l 
i2 
in mo1~e detail. This will be done first with respect to 
an individual element, and then with respect to gate con-
figurations. 
A1-J 
B1 __ -l 
..........,~ 
Figure 3. Tests for AND gate 
1--0 
As seen in Figure 3 (a) a s-a-1 test for an input to 
an AND gate tests only that input and thd.t. path (A to 3) 
tb.rcugh the element. This test is accomplished by settinc; 
all other inputs to the gate at 1, and setting input A to 
0. If A or the path through the gat& is s-a-1, the output 
will remain at 1, whereas nor:.na1ly it •·:ould be a 0. For 
a s-a-0 teet for input A, A is set to a 1 and all other 
inputs to the gate remain at 1. This is illustrated in 
Figure 3 (b). If the fault .is present, the output will 
remain at 0. Figure 3 (b) also shows that a s-a-0 test 
for any input to a.n AJ\D gate is a s-a-0 teet for all in-
put::: to t.te t:5ate. This means ths.t if t:.1.e output indicatss 
a s-u-0 fault is prssent, there is no way of knowing which 
path 1 A to g or B to £, the failure is associated. In 
fact, since i~ s.nd Bare gener.e.lly outputs of otb.Esr gate2,,_, 
thera is no way of knowing if the fault is associated with 
the AI,:D sate or the gates ~Thas·e outr1uts are ti.ed to the 
13 
inputs of the AND gate. 
The OH g?tte has the dual properties of the .A.ND gate. 
A s-a-0 test for an input to b.n OR tests that input and 
the path associated with it as se~n in Figure 4 (a). 
Figure 4 (b) shows that a s-a-1 test for any input to the 
OR gate is a s-a-1 test for all ipputs to the element. 
There is no way of knowing if the failure is associated 
with the OR gate or the gates that have their outputs 
tied to the OR inpute. 
Figure 4. Tests for OR gate 
Because of the characteristics given above, n + 1 
tests are needed·to test a gate with n inputs. One test 
i.s requir-ed when the paths through the gate car.not be. dis-
ti ll£Ui shed f::cou o:1e 9.:1-·:')ther ( s-a-0 for AND • s, s-a-1 for 
b~ 1 s), an0 r. tests (one for each· input) when the paths ca.:n 
0-1 D 1-0 A 1-0 . 0-1 g 
Figure 5. Test for inverter 
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be distin3uished. 
A s-a-1 fault on the input of an inyerter cannot be 
distinguished fro~ a s-a-0 fault on the output; the same 
would be true for a s-a-0 and s-a-1 fault on the input and 
6utput respectively. This is because there is only one 
path throush the element. A failure within an inverter 
cannot in general be isolated as a faulty gats. This will 













Figure 6. 03-.. ~~.J-OH col~.fi.].'-lr<:.~t~. 01:1 
LEVEL 1 
f 
I·:o'..J' c-:.ttention 1.·Iill be focused on the arrange:.:ncmt of 
g::: .. te.::: in a net\fOrk. First refer to thr;; OR-.AHD-OR confisur-
ation of Figure 6. Sunpose the ovtput of ;:~ate 7 at:roc;ars ~ " ..... .... ..... 
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to be s-a-1. Since any test that detects this fault also 
detects a s-a-1 fault on all inputs to the OR gate, there 
is no way of distin3uishing betHeen this fault with gatE~ 
7 or vli th the A!\fD gates 5 a.'tld 6 that feed it. A repair 
would then involve the replacement of all three of these 
gates. A general statement ce.n then be made for a s-a-1 
fault associated with an OR gate. The repair would involve 
the replacement of the follovTins ufau.lt group, n the OR 
gate and all -~~D gates that have their outputs tied to 
the inputs of the OR gate. Also, it should be recalled 
that a s-a-0 fault on the inputs and output of an AND 
gate is not distinguishable. For this fault associated 
with an A}!D gate, the '1fault group." iG the .AND gate and 
all OR gates that feed it. An example of this in Figure 
6 would be gates 1, 2, and 5. In other words, there is 
no way to distinguish between a s-a-0 on the output of 
gate 1, 2, or 5. Failures associated with gates that have 
primary inputs as their :inputs can be located to that single 
gate, si nee no logic feeds them. Also, a failure raay be 
located. to the output gate for one of th.J t\...ro fault types. 
A s-a-0 :fault on the output of gate 7 \vould be located 
to tht?.t ;;:r:ate. 
...... 
The ease of i.dentical levels of lo1.3ic is tref..tea. e..s 
follo1:rs. As an example consider Figure 7. Figure 7 {b) 
shows the equi V3.lent of Figure 7 (a). ~lhenever· such a 
situation is encountered in a network, the single gate 














Equivalent for identical levels of losic 
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applicable. Identical levels of OR gates are treated in 
the same manner. 
Inverters must be included in the nfault groupn to 
· be replaced if a failure is indicated, since there is only 
one path associated with an inverter. This include~ an 
inverter on the input and the output of a network as 111e11 
as betvreen levels of logic. As an exa:nple, a s-a-0 f:.ult 
associated with the AND gate of Figure 8 would require 
LEVEL 2 LEVEL 1 
c 
D ---t::::::::7 
.Figure 8. Example of inverter configurations 
the entire netvrork to be replaced. A s-a-1 fault associated 
with the AND ga. te vmuld re quirs the AND ,3ate ::t.nd the inver-







Figure 9. Exa;n~)l6 shov1ing the aid of: br~:mcrllns 
6 
f 
Branching in a network as si1orm in Figure 9 usuc:tlly 
aids in the fa.ilure location •. Nor:nally the tlfaul t group'4 
includes a gate and gates that feed this gate fro:n the 
previous level. Hov-rever, if branching oceurs in the "fRul t 
gr::>up, n the group can be broken do~m. That is, the gate 
pr-eceeding the 'branching node ca..'l"l be separated from the 
gate after the branching node. This also holds vrhen an 
inverter follcnv& a branching node. 
Bre.nching does not alvtays help to narrow down the 
failure. Figure 10 illustrates this. If lis s-a-1J f 
is also a-a-1. There is no way of devising a test that 
detects this fa.ul t individually x-·ar 1 or f. Therefore, 
the faults cannot be distin3ui shed froe11 ea.ch other. A 









Fit;ure 10. Example shouing no aid by branchin:?:: 
reconve:l:~ging gate. The point is, for tb.is configuration 
v-Tith branching, the "fault groupn is not a sin:3le gc::.te 
and all gat.es that feed this gate for this particular 
failure. There is a corresponding situation for a s-a-0 
fa.ul t and Al\D gates in the bra:nching paths~ This pr·obleLc'l 
occurs ui th branching and reconver(jence if the brf:::.ncl:ling 
pathc, each contc-:J.n one type of gate (all OR's or all Al'~D'sL 
and the rG·convcrging gate does not l:ave any other i.nputs. 
This is not restricted to one level of sates in tl·~e brar1ch-
or is the number of paths restricted. The 
si tu9.tj.or!, as Fi~:_::ure 10 illustr·ates, is dependent on the 
type of failure that occurs. 
From the discussion above, the location of e.. failU)."'B 
depend~ on the type occurring (s-a-1 or s-a-0). It is 
generally locatsd to two levels of lo~ic in the network, 
a. gc.te :s~t one level o.nd all g::ttes th3.t hc .. vc: their out-
19 
puts tied to the inputs of this gate. Exceptions have 
been shov1n to exist. Failures may be located to a single 
gate for input and output gates of a network. Inverters 
have to be included in a ufault group," and branching in 
general a1lo\,rs a "raul t group 11 to be separated at the 
branching node. The 11 faul t group" to be repl&.ced m:=.y be 
determined from an inspection of the net\'>"ork. The one 
case of branching that requires a look ahead and back 
also requires a closer ·examination. If it is missed, it 
will co~e up again in the al3orithm when a fault pattern 
.is determined. This will be seGn later. The next phase 
of the pa,per descri "bes an algorithm for derj.viYlE the tests 
and application of these tests to fELult location. 
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CHl1.PTER III 
FAULT LOCATION ALGDHITHM 
The al~ori thm cal! be divided into four parts: (A) 
findin.::: t.he f':Qlllvalsnt nox·m::Ll form of a net1..;ork; (B) de~ 
~iving the detection tests; (C) deriving the location tests; 
. 
and (D) r:t:f)plying these. tests to locate the malfunction. 
A. Equivalent Normal Form and Fault Detection 
The problem begins "r·Ti th a combina·~ional logic net-
work. Using the path sensitizing idea requires a means 
of id.enti:t'ying the paths through the network as indicated 
1~ the ex&mples of the previous section. For fault loca-
tion it would be desira~le to refer to the elements and 
f:1ul tE of the networ1~ by some shorthand means. The note.-
tion uced by Armstronc: will be adopted. The gates are 
nU!:tbered and assigned to levels as sho\-rn in Figure 11, 
and internal connections are labeled viith s~n9.ll letters. 
LEVEL 2 LEVEL 1 
A ....-------.,_ ' \I 
,.., J 
JJ 




The first step is to obtain the output function of 
the net1rrork in its ,•equi valent nor:na.l form, 11 hereafter 
referred to as the enf. This is part of Armstron3's proce-
dure &nd is found so ths.t systerne.tic procedures can be 
used to fi~Q the tests needed. The snf is obtained from 
the Bool..:::nn exprcs.sion of the output. The riet;·rork of 
Figure 11 will be used as an example. The output is viri t-· 
ten in conventional form "~tlhere es.ch var~able ~:..as a series 
of subscripts associated vli th it. The output of the net-
work is 
The subscripts ldentify the p3.th traced by that variable 
from the inp,J.t throuch the netvmrk to the output. The 
enf is formed. by expanding f into its sum of produet..a for:c 
and treating all va:-iable s with different subscripts ~s 
separate variables. The only exception l s ·v~hen tbe sequence 
of subscripts he.£ identical first and last nu:ubcrs.. Expand-
1 t . (1'; yield~ ng equa lOn .::. 
f ·- I! ·' ' B t \. ' B B ' A135A 1245 1245 + ~ 1245 135 1245 
+ A135c45 + B135°45 + 045c 1 35 
'' B' c• +A 1245 1245' 35 
( 2) 
Using the theore:n X.X 1 = 0, thE: first two ter:ns of ( 2) may 
be discarded and the enf is 
f _ . t .3 , C t 
. .'1. 121!5 1245 35 ( 3) 
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The enf can be thought of as a group of AND gates 
feeding an OR gate. To test a particular literal for a 
s-a.-1 fault, that literal must be assigned 0 and all rs-
maining li.terals in that ter:n are assisned 1. Then at least 
one liter~l in every other term must be assigned 0 for 
this sin~le fault to be observed as an erroneous output. 
This sugt;ests t'.'lO things to take note of: 
( 1) If 9. term has all its literals assigned 1, there is 
(2) 
no change at the output on the occurrance of a fault. 
This test is said t.o abort and the literal appearance 
attempted. to be tested cam1ot be tested. 
If a term of the enf contains t1v0 or more literals 
fvrmed from the same variable, none of them may be 
tested. As an exc.uuple, consider the term A257A1468x~ 
Neither' A257 nor A1468 can be tested individually 
since neither one can be 0 alone. And if the enf 
contains a term such as A257A 1 11+68x, the literal X 
car:.not be tested since it alone cannot be assia:ned ·~ 
0· 
For a literal of the enf to be tested for s-a-0, the 
co:nplernsnt of the enf is used. The comple!D.ented enf is 
a su::n of products expr~ssi on formed from the co~plement 
of the Boolec:m expression for the output of the original 
· net':Tork. For the example above 
23 
and the complemented enf is written as 
(5) 
A li te.t·•g_l appearing in the enf appears complemented :1 n 
the complemented enf. For example, A 1 1245 appears in (3), 
but appears 1n {5) as A1245 • Use 1s made of Armstrong's 
theorem, which states a s-a-0 (s-a-1) test for a particular 
literal in the enf is a s-a-1 (a-a-0) test for the corres-
ponding literal 1n the complemented enf, in order to use 
one set of rules and develop s-a-1 tests only for the enf 
and its co~plement, since both are sum of product expres-
sions. 
From the co·nstruction of the enf and 1 ts co.nplement, 
observe that there is at least one literal appearing in 
each for every possible path in the network. Also, it is 
important to note the difference between a literal and. a 
literal appearance to show how fault detection in the enf 
and 1 ts co.c1plement is related to fault detection in the 
original net\vork. As an exarrrple, the literal C •45 makes 
two appear~nces in equation (5). Now A~mstronsrs theorem 
I 
and a corollary on fault detection \'fill be stated. 
Theorem: A test devised for a litsr::tl appearance in the 
enf or its complement sensitizes the path in the 
original net\·:ork associated with that literal. 
Corollary: If a set of literals 1 s selected \'lho se paths 
contain every connection in the nstwork, e.nd 
24 
if a set of tests can be found which tests at 
least one appearance of each of these literals 
for s-a-1 and s-a-0, then the set of tests de-
tects every s-a-1 and s-a-0 fault in the net-
work. 
These statements do not guarantee that a set of tests which 
tests every literal can be found, but Ar~strong states the 
result that there exists at least one set of literals 
and an associated set of tests that test an appearance of 
every literal for s-a-1 and s-a-0 and thus detects every 
fault in the original netlvorl{. This has not been proven, 
but nsither has the. author been able to find e. cou:nter 
example. 
B. Detection Tests 
The detection tests derived are the sa~e tests that 
Armstrong 1 s procedure would yield. Because .Armstrong was 
concerned with the detection problem only, he wae interasted 
in finding tests that detected many faults early in his 
procedure. To accomplish this he used a scoring functior~ 
to weight the literals for ordering the tests. In fault 
location all tests derived fro~n the enf and 1 ts coJtple-
ment ~vill be applied; therefore, the scortng f 1Jt:ction ".'fill 
not be used. This '\till also rnalce for a s1 mple tsst table 
whicl1 is a means for deri vin:~ tests in an orderly m3.nner 
and keepin0: account of the literals as they are tested. 
The test table contains t\IO parts, one for· the E'!1f and 
one for tl::.e complement. The enf' of e-q_uation (3) is shown 
25 
1 2 2 / 2 1 3 1 2 
f C3C1 A2 03 B2 c3 AtBtcr 4 4 1 
TEST 1 0 1 0 0 1 0 1 0 1 
--
TEST 2 1 0 0 1 0 1 1 1 0 
TEST 3 0 1 1 0 0 0 0 1 ~ 
Fie;ure 12. Test table for enf of Figure 11 
in Figure ·12. Across the top the relevant enf is listed, 
one column for eaeh term. For convenience the series of 
subscript e. 35, 1 :-ss, 45, and 1245 ax·e replaced by the single 
numbe:c·s 1 ~ 2, 3, and 4 respectively. The ro·ds belO'd the 
enf contairi the binary values assigned t.o the literals for 
the tests derived. There is one row·per teet. The two 
tables are worked ind€pendent of one another, D.nother 
dlff'e:rence 1.v1th Armstrong 1 s proceC!ure. 
To derive the detection testa, the following steps 
(1) The first test. 
(a) Arbitrarily assiGn the fir·st literal of the n.rst 
terra 0, and all other literals of this term 1 .. 
For Fisure 12 a.nd test 1, Cis assigned 0. 
{b} The assiE~nraent, of (a) is c;;:;.r:d.ed through the 
rest of the enf' for t.he variables a.::~signed by 
(a). 
2r. ,) 
(c) Assi8n the remaining u:nassie:ned variables so as 
to test as ~any different literals as possible. 
Ideally tt..is would involve one 0 i:-1 each ter:n 
and the rest 1 t s. For test 1 , A or B can be 
a o, but not both or t:1.e: l.s.st ter:n is s.ll 1 t s. 
Then A is assigned 0 and :a is assigned 1 • 
(d) Above those literal appsara~ces tested by this 
test the number of the test is written, and a 
check is placed above all oth6r appearances of 
these litercils. c 3 ~d B'4 are tested by test 1. 
( 2) Repeat step ( 1) for the. second, third, • • • etc. 
liter:;;.lB until e.ll literals of the first ter:n are 
tested. C 1 1, A2 , and B2 are tested by te:::t 2. 
(3) Repeat step (1) £or the next literal ~ppearance: not 
already tested. This is A1 4 of the last term. Do 
thiE until the enf has been t.E·sted. This is i:r:d.icuted 
by a test number or a check above each literal e.pl)ear-
ance. There are only three tests for this exa~ple. 
The abovs· steps a.re also used to derivE the rest of the 
tests from the co::!lple:nentE.:d enf. 
In gener.;:l the above procedure will .z:enerate more ,_. 
th~n enouGh tests to detect all faults. To find a minimum 
set of deLection tests, a fault table is cunstructed. 
The table consists of a column for each test and a row 
for every fault. If a particular fault is detected by 
a particuls.r test, an X is entered in ths tabl~ e.t the 
int.ersection of thC:~.t ro".i a:Jd. colu.:m. The :)ri:1e i.:1pltcant 
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covering idea is used to find a minimum set of detection 
tests. The rows (faults) of.the fault table correspond 
to the 1 's of the function in the prime implicant table, 
and tbe colur:ms (tests) correspond to the prime implicants. 
The covering problem may becoJle cut.~bersotae \·Then the net-
works beco;ne larger and more complex. Then one may choose 
not to insist on a minimum set of detection tests because 
all tests derived will be used for locating faults. But 
if a fault is not present, this can be deterl:lined by the 
minimum set of detection ·tests. 
Figure 13 (c) shows the fault table for the network 
of Figure 13 (a) and the test table of Figure 13 (b). 
A letter indicates a pri~ary input, an internal cormec-
tion, or the output of the network. The subscript 0 iden-
tifiee that particular connection with a s-a-0 fault, and. 
a 1 "'1 th a s-a-1 fe.ul t. Because a test that d.etects a. 
s-a-1 fault for one path of an OR gate als(> detects a s-a-1 
fault for all paths and the output of the gate, the pri-
mary inputs are left of1' the fault table. A fault of 
this type will be covered by the output connection of a.n 
input g£:.te, The ea.Jte thing ls dor.e for s-a-0 faults asso-
cia ted with :lr..pvt .. UJD gates and pri;:nary inputs. This re-
duce.s the aiz.-3 of the fault table some\-rhat. Tbe rule to 
be used is that for pri~ary inputs to ca 5~tes, only s-a-0 
faults are: er..tersd, .:::.nG. for primary inputs to _>t:.;D gates, 
only s-a-1 fault~ .9.r& entered- The.r·a 18 a row for each 
1 t 1 ,.. - e f ior ~ .... ; .a.l..,e ou"'·p·JJ.. )-,... f.;,,,, ... :r. .err..a c .JJ,:!.1 .c.... -• ~ .. ~ .... v ... .... '-' 1 c. ~··'-\- ". The v:::'..l 'Jes 
0 -4------;l.,. 
D-t::==7 
1 2 3 
y A1 C2 D2 
TEST 1 0 1 1 
TEST 2 1 0 1 

















1 2 3 
B1 c• 2 D2 
0 1 1 
1 0 1 
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f = A1C2D2 + B1C2D2 
f'= A~B~ + 02 + D2 
14 = 1, 234 = 2 
5 4,5 4,5 
A• 1 B' 1 c2 D2 
0 1 0 0 
1 0 0 0 
5 














~~gure 13. Example of fault t~ble 
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in parentheses after each test indicate the normal output 
expected from that test. 
The correct entries can be placed in the table by 
makir1g the following observation concerning the !'elevant 
enf and the inversions encountered in a net"\vork path. 
If the path contains. an odd nu~ber of inversions, the 
11 teral \·lill appear in 1 ts complemented for.n from that at 
the prixary inp~t in the enf. The test derived is a s-a-0 
test for t.hat input a.nd for all connections along that path 
until e:m j.nvE:rsion occurs. Then 1 t is a s-a-1 test. For 
exa.mpJ.e in Figure 13, test 2 is a s-a-0 test for input 0. 
It ic also a s-a-0 test for 1, but after the inversion it 
:l.s a B··a-1 test for n and f. If the path contains an even 
number of inversions, the literal will appea.r unchanged. 
from the pri::1ary input and the test derived is a s-a-1 
test for tha ircput. For the complement enf, odd should 
be chan£:E:d t.o even a.nd even should be chan3ed to odd in 
the above statement for the enf. 
c. Location Tests 
The location te2.ts are a su:p~)le:nent to tr~e detectton 
set to distinr.:uish bet¥men "fault groups. n ~ - They are de-
rbrec':i from the releve.nt Gnf ln a similar t1ar:nal' as the 
detection tests, except th&t on2 tri~s to generate a test 
for evtJry appearance of ee.ch literal. This is an atte~npt 
to test only o::1e li ter3,l with a sir ElE. test, al thouzh this 
is not 5tlvrays possible when bra.nctd.ns occurs in a net\'iork. 
It •.rrould apr.1eB-r that more th.:::.:r1 on•3 "fault groupn '.:Tould 
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have to be replaced for certain faults. Ho1·rever, the brunch-
in3 ~:.rill permit the replacement of a sin{:;:le nf.::n .. 1l t group" 
except ror the special case that was discussed earlier. 
Some of the tests derived in this part of the procedure 
may be the sa~e as derived in the last section. Only the 
new tests are of import~nce. They are gener£ted in the 
follovlinK manner: 
'-' 
( 1) (a) .!rr'bi tr::;,.rily assign the first li ters.l of the 
first ter:n 0 and all other literals in the ten.1 1 • 
(b) The assignment of (a) is carried through ths 
rest of the enf for the variables assi6ned 
by {a). 
(c) Assign the remaining una.ssisned variables so as 
to teBt only the literal of {a). If this is 
not possible, assign the remaining unassi3ned 
variables sc as to test as few liter~ls as possible 
and to test already tested literals. 
(d) Above only the literal appearances testad, place 
the nu:nber of tr~is test. 
( 2) No"\·t repeat step ( 1 ) for each li ter!:il a;rpearance, 2:ener-
a tins ne·tl tests until all appearances have been tested. 
JL~ example of a location test is shown in Figure 14. This 
is the enf of Figure 12. Here c3 is the only literal tested 
as opposed to tests 1 and 3 of Figure 12. These ne• . ..: tests 
are incorporated in the fault table along 'di th the others. 
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~ 4 4 
f rc3 c• Ar:> 03 B2 03 A'B'C' 1 c. 4 4 1 
TEST 4 0 , 1 0 1 0 0 0 1 
Figure 14. Example of location test for Figure 11 
D. Application of Tests 
The last part of the algorithm is the application 
of the tests derived above. Before doing this, it is 
worthwhile to review the assumptions made, to state the 
testing philosophy, . and to discuss. the output bit pattern 
that is used for fault location. 
The assumptions made are: 
(1) Any equipment used in testing operates nor~ally. 
(2) Only one failure occurs. 
(3) The tests developed and the equip~ent used for their 
application are such th~t tests are easily applied. 
(4) Only the output 1~ available to yield information 
concernin>2: the tests end the network • 
. ., 
The tests developed were divided into two groups: 
(a) Detection tests - used to detect all faults. 
(b) Location tests - used as a supplement to {a) to lo-
cate the failure. 
This was done for the follow1P~ reasons: 
( 1) If there is no failure present, only the detection 
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tests are needed since they will indicate this. This 
suggests that the detection set should be used first, 
and the location tests are not ali-rays needed. 
(2) Faults l'lith respect to the output level can be readily 
observed fro:n the information gained from the detec-
tion tests alone. This is because the output i'Vill 
always· be 0 or 1. Then the location tests are not 
needed. 
(3) If a fa.ilu.re is present as determined by the detec-
tion tests, then the location tests will be used. 
Because the output of the network is used for all 
infor·:nati on~ and due to the fact that its value mue.t be 
recorded for each test, an output bit pattern will be used. 
This can be prepared in advance, and if a. failure: is present, 
one of the bit patterns will be read from the application 
of the tests. A table listing the various patter~e that 
match that pe~ttern to a specl.fic failure 't'iill be :na.rJe and 
used to d(•ter:nine \ir ... ich !':'!'::'!.tes a1•e to bs reolaced. The ~ . 
output 'bit pat tern is a pa.ttern of 0 1 s and 1 1 s listed . 
serially, which indicat&s a test has passed or failed. 
It is obtained by changing the expected output value (0 or 
1) for a sood test to 1 ts co~:1ple:!1sr..tary value ( 1 or 0) if 
the test f~ils. Thio information is obtained fro~ the 
fault taole. The tests are arranged in the order• detec-
tion first followed by location tests. 
As an exa::1ple, the output "bit p•.;.tterns for the net-
work of Fif1urc: 13 •.vill ba constPucted. The nor:nel out-
._, 
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puts of the tests applied in the order 1, 2, 3, 4, 5 would 
form the output bit pattern 00011. If there appeared to 
be a s-a-0 fe.ul t on 1 (which also appears to be a s-a-1 
fault on n), tests 2 and 3 would both have outputs of 
value 1 • The out~ut bit pat tern would. then be 01111 and 
this wou.ld indicate that gates 2 and 3 r1ould have to be 
replaced for the repair. This pattern and the rest for 
Figure 13 are shovln in Figure 1 5 below. 
Output Bit Gate 
Pattern Replace.nent 
0 0 0 1 1 none 
0 0 0 0 1 1 
0 0 0 1 0 1 
0 1 0 1 1 2 
0 0 1 1 ·1 2 
0 1 1 1 1 2 & 3 
1 0 0 1 1 1 
0 0 0 0 0 1 '2 '3 & 4 
1 1 1 1 1 4 
Figure 15. Output bit patterns for Figure 13 
This is. referred to as a fault dictionary. Note that. the 
gate replacements here are not concer·ned ,.,ith the type 
of fault that occurs, but only the output bit pattern. 
The testing procedure carL b2 listed no\v as: 
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STEP I: ·The detection tests are applied. If no fault 
. 
is present, the output bit pattern will indicate 
this; testing is complete. If a failure is pre-
sent, go to Step II • 
STEP II: Check the output b1 t pattern for the all 0 or 
all 1 pattern. If' it is one of these, the fault 
is associated with the output level; go to Step 
IV. If the output bit pattern is not all O's 
or 1 's, go to Step III. 
STEP III: Apply the location tests. Fro:::1 the output bit 
pattern the location of the failure is determined. 
STEP IV: Replace the gate group signified by· the. output 
bit pattern to repair the 3ituation. 
If this doesn't allow the network to ope.-rate normally, 
a connection between gates is at fault. A continuity check 
should be made of all connections fro~ the last level of 
logic replaced to the level that feeds it. 
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E. Example 
An example will be presented in detail to illustrate 
the algorithm. The net\'l"ork is shoitm :i.n Fie;ure 15 .. 











Figure 16. Network for worked example 
LEVEL 1 
The enf is determined after numbering the gates and 
identifying the connections. The output is 
f --· (B57 + A 1 257(C 1 1257 + D1257))(B'467°'467 + 
(A'2367(C'12367 + D12367))') (6 ) 
Expand equation (6) to cbt::lin 
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f- B57B'467D 1 467 + A2367B57 + B57°12367D 1 12367 + 
A' B' C1 . D' + A' B' D D' 257 467 1257 467 .. 257 l.t67 1257 1~67 + 
A I ('' c D' A' A (1! 257v 1257 '12367 12367 + 257.2367v 1257 + 
A2367A 1 257D1257 + A1 257°12367D1257D 1 12367 (?) 
The last four terms are discarded and for convenience let 
the sequences 57, 257, 1257, 2367, 12367, ~nd 467 be re-
placed by 1, 2, 3, 4, 5, and 6 respectively. The enf is 
f A B B C Dt B B' D' ' 't B 1 c I D' ft I Bt D D' 
= 4 1 + . 1 5 5 + 1 6 6 'T" .:~ 2. 6 3 6 + ..:~ 2 6 3 6 
(8) 
The comple~ent of the output is 
f I = ( ( B57 + At 257 ( c I 1 257 + D1257) ) ( B' 467D I 1J.67 + 
(A'2367(C'12367 + D12367))'))' (9) 
Exp&nd (9) to for~ the complemented enf 
f' = A257Bt57 + B'57°1257D 1 1257 + A'2367B467° 1 12367 + 
At 2367B467D 12367 + A I 2367° 1 12367D467 + 
A ' D D (10) 2367 12367 467 
No terms can be discarded. Re?lacing the seque~ces with 
the sin3le su~ccripts, the comple~6nted enf is 
( 1 1 ) 
S'2xt the test table is constructed in Fisure 17, (a) 
:for the enf ar..d (b) for the complemer.t. Li tsrals D' 6 
0 ,.. t 1~e .:..')..,~.....,.d· ter"~ ::.• ,,.,...dB' 04" +~1~ 1a""t t.:r·"' o,p +'r:c. e_n .... _,., l t.l.'"" la.-.,-..!..· UJ., ...c-. 2 ,C;,..J,t 6 · ,..L .JL t.; -'-· ~ C ~~ .!.. 1.J ..;.,C • 
1 2 / 1 3 / 1 X 2./4 5 XX4./ 
f A4 B1 B1 c5 D5 B 1 B' 6 n• 6 ~-· B I f"l 'D 1 2 6u3 6 A2B6D3DtS 
TEST 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 0 1 
TEST 2 1 0 0 0 1 0 1 1 0 1 1 1 0 l 0 1 
TEST 3 0 1 1 1 0 1 0 0 1 0 0 0 1 0 1 0 
.. 
TEST 1; 0 0 0 1 1 0 1 1 1 1 0 1 1 1 0 1 
TEST 5 0 0 0 0 0 0 1 0 1 1 1 0 1 1 1 0 
(a) 
6 7 -./6 X 7 6 8 //6 .//8 /xx 
f' A2 B' 1 B' 1 c3 D' 3 A4 B6CS A4CsD6 A4B6D5 A4DsD6 
TEST 6 0 1 1 0 1 1 0 1 1 1 0 1 0 0 1 0 0 
--
TEST ·r 1 0 p 0 0 0 1 1 0 1 1 0 1 1 0 1 1 
-
TEBT S ---1-- ~ ,., -" 1-c v v v v I V I I I 
1------------- -· 
TEST 8 0 0 p 1 1 1 1 0 1 0 0 1 1 0 1 0 0 
-(b) 
Flgure 17. Test table for detection tests 
)d 
and n5 and D6 of the last term of the cor:1plemented enf 
C3.nnot be tested. To indicat.e this, an X is ple~ced above 
them. Some of the tests will be described in order to 
illustrate the al5orithm and some of the consequences. 
For the derivation of the first detection test, the 
first li ters.l of the first term 1 s e.ssigned 0, and all 
other literals of that term are assisned 1. Therefore 
A = 0 and. B = 1 to test li t_eral A4 .. The rest of the va:r>i-
ables are to be assigned to test as many different literals 
as possible. For this reason D ls assic;ned 0 in order 
to test B 1 6 of the third ter~, and C is assigned 0 to 
test c5 of the second ter~. These literals are checked 
off as tested above the enf. 
The next test should be for the second literal of 
. ' 
the first term. Test 2 tests B1 and A' 2 •. After test-
ing all li teralc of the first term, the next literal not 
tested is D's of the second term. 
In test 3, Dis assigned 1 and Band Care both 1. 
So that the test doesn't abort. (a term of all 1 's), A must 
be assigned 0. The other tests are derived in a si~ilar 
fashi::m for both parts of the test table. 
Another intere.:::tin2: test 1 s to look a.t the first 
attempt of deriving test 8. For this attempt, D is assign-
ed 1 to test D 1 -·· of the second term of the co::;pleJ1ented . 
. 5 
enf, ar:d · B is assignt::?d 0 and C is assigned 1 . · The first 
term requJ. res A to be 0, a:n.d the last ter:::i requires A to 
be 1 • Surely A cannot be both 0 and 1, eo the flrst 
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attempt at test 8 aborts, and n• 3 is not testable • .An 
X is placed above this 11 teral and a line drav-m through 
this attempt. 
These tests are entered in the fault table of Figure 
9 10 
f A4 B1 B1 cs D' '5 B1 B' 6 D' 6 .c\2B6C3D6 A2B(;D:5D6 
TEST 9 0 1 1 0 0 1 0 0 1 0 1 0 1 0 1 0 
TEST 10 1 0 0 0 1 0 1 0 0 1 1 0 0 1 1 0 
1 1 11 
f' A 2 B' 1 B1C3D3 A 'B C' 4 6 5 A4CsD6 A4B6D5 A4D5D6 
TEST 1 1 0 . 0 1 1 0 1 0 o.o 0 0 1 0 0 0 0 
Figure 18. Test· table :for location tests 
19. -~ minimum test set is· ( 1, 3, 4, 5, 6, 7). The other 
tests shovm are loca.tlon tests to be derived next. The 
reason h appears twice in the fault table is becaUEI€ it 
is the output of a branchin::: node. The number in par€n-
theses preceding h indicates the gate to Hhich h is tied 
a.s an input. 
The location tests are sho·~ .. rrl in Fi(;;ure 18. Three 
different tests Here found. These tests are used to dis-
tingulsh bet-vreen faults which ivere not distinsuishable 
with the detection tests. As an exaAple, conGider test 
9. Thi t: is the first attempted since .. t 4 is the first 
4·0 
~EST 
1 3 4 5 6 7 2 8 9 10 11 
FAULT (0) (0) (0) ( 0) ( 1 ) ( 1 ) ( 0) ( 1 ) (0) (0) ( 1 ) 
C' 0 X X 
Do X 
. t 
Aj X X 
-
bQ "'T X X X .t'>. 
g1 X v .L\.. 
(3)h0 X X X X 
( 3 )h1 l X X 
B' ~-1 X 
D' 1 X 
Bo X X X 
· ( 5 )h0 X 
1------
( 5 )h1 X X X 
,~ Ao X X 
--
' 
ki V" X X X ..r-
1o J X 
-
---
; X X X v 
""'"1 ..... f----·--·- ----r---
ill X X X I X 0 
- ··-
-·-- -·· 
m1 X X X 
!_ f-· 
no X X X X 
1-----
__ .. 
nl ··~ "'t~.r X X ' A •• 
-· 
·f' X X y L X .... o J: .. 
- I f1 •r X X X X X X .t.. I 
'-··--- -
Figura 19. Fault table 
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li tere.l of the first term. After A .and B are assigned 
the values 0 and 1, the other variables C and Dare to 
be assigned so as to test as few li ters"le as possible. 
Then A4 is the only literal tested if C is asE.·igned 0 and 
Dis assigned 1 by test 9. Tests 10 and 11 are the only 
other tests that differ from those derived earlier. The 
location tests are also incorporated into the fault table. 
The output bit patterns are no11 for;11ed. A listin[~ 
of these versus gate replace~ents is the only information 
actually needed for maintenance. Using the detEction tests, 
if no failure is present the output 'l;lOuld be read serially 
8.s 000011. If a. fau1t is present, it is indicated by a 
chance of any one or more of the bit positions. One :i1ay 
determine failures with respect to the output level by 
observinz an all 0 or all 1 output bit pattern from the 
detection tests alor..e. Next the location tests v-rould be 
applied tc::> determine the 11 fault group" to be replaced. 
For example, for the fault B0 and k 0 , test number 
7 -vrould :fi:til and the ou.t..put bit pattern ·t-rould be 000010. 
Then auolviTI~ the location tests if the f~ult was. B0 , -.... ... .._. 
tests 8 and 11 would fail, yieldins the rest of the 
output bit pattern as 00000. If the fc:~ul t \vas k , only 
0 
test 8 would fail for the pattern 00001. The output bit 
:pattern::, are shm·m in Figure 20. The tvm f.::-,ult patterr:.s 
for the h 1 s are co:J.bined. bee ause of the bran chine;. They 
help to narrov-r the "fau.l t groups. n 
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Output Bit Gate 
Pattern Replace:nent 
000011 none 













11011101101 3,4 & 6 
00000101001 4 
00 1 0 1 11 1 0 1 1 5 
Figure 20. Output bit patterns 
The output bit pattern sho\·lS that there are only two 
cases vlhet'e more than one gate is replaced for a failure .• 
This is due to the br:tnchins and the small nu:nber of gates 
in the net1vork. One wouldn 1 t necessarily expect to have 
this few ~ultlple gate groups replaced for failures in a 
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large network. 
The methods described may he exte1:.ded to multioutput 
netl.'.'orks by making use of P...rCJstrons' s theorems and defini-
tions relatins to these types of circuits. Also, the tech-
niques are valid for :tJOR-NAJ,:-D confi.;urations if the net-
1vorks are first transformed into their .AND, OR, rJOT equi-
valents. A method for this transformation is presented 




The algorithm developed in this paper presents a method 
for determining a sin~le failure in a combinational net-
'·rork and locating this failure to a select group of ele-
ments. As net\'forks becoCJe more complex, that 1 s, the num-
ber of inputs incren.se and the number of paths throu((n the 
network become large, the procedures of this paper may 
become cumbersome. It was shown that in general branching 
red.uces the size of the u:fault group." The procedure also 
aids in the location of vliring malfunctions and can be 
extended to mul tiout:Qut and NOR-:~Al~D type networks. 
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